The work marks a beginning in using machine learning techniques to optimize the architecture of chips.